


MIOe-DB5000 A101-3

01	Cover Page
02	Block Diagram
03	MIO 3.0 CONN, SMBus Wafer, PWR & RST Button
04	Display Port
05	PCI-EXPRESS x1 3 Slots
06	Mini PCI-EXPRESS
07	80 Port
08	GPIO, ATX CONN, LINEOUT, SATA
09	USB1/2
10	+V12, +V5, +V3.3, +V3.3SB
11	Revision history







ADVANTECH


Title		
Cover Page		
Size	Document Number	Rev
	MIOe-DB5000	A101-3
Date:	Monday, July 09, 2012	Sheet 1 of 14

Board Diagram










Title		
Block Diagram		
Size	Document Number	Rev
	MIOe-DB5000	A101-3
Date:	Monday, July 09, 2012	
	Sheet	2 of 14






Title		
DisplayPort		
Size	Document Number	Rev
	MIOe-DB5000	A101-3
Date:	Monday, July 09, 2012	Sheet 4 of 14




Title		
PCIEX1_1/2/3		
Size		
Document Number		Rev
MIOe-DB5000		A101-3
Date:	Monday, July 09, 2012	Sheet 5 of 14



+V5@1.125A to +V1.5@3A

$n = P_{out}/P_{in} = 0.8 = 4.5/P_{in}$
 $P_{in} = 5.625W$
 $5.625 = 5 \cdot I_{in}$
 $I_{in} = 1.125A$



Design note

User Identity Module (UIM) Interface




The UIM signals are defined on the system connector to provide the interface between the removable User Identity Module (UIM), an extension of a Subscriber Identity Module (SIM), and a wireless wide area network (WWAN) radio device residing on the PCI Express Mini Card add-in card. The UIM contains parameters necessary for the WWAN device's operation in a wireless wide area network radio environment.

UIM_PWR (Power source for the UIM): Output
 UIM_RESET (UIM reset signal): Output
 UIM_CLK (UIM clock signal): Output
 UIM_VPP (Variable supply voltage (e.g., programming voltage) for class A devices): Output
 UIM_DATA (UIM data signal): Input/Output


Design note

W_DISABLE# (This signal is used by the system to disable radio operation on add-in cards that implement radio frequency applications): Input
 CLKREQ# (is driven low by the PCI Express Mini Card function to request that the PCI Express reference clock be available (active clock state) in order to allow the PCI Express interface to send/receive data)


ADVANTECH		
Title	MiniPCIe	
Size	Document Number	Rev
	MIOe-DB5000	A101-3
Date:	Monday, July 09, 2012	Sheet 6 of 14




FOR LPC MODULE




$$V_{out} = 1.2 \{1 + (R1/R2)\} = 1.2 \{1 + (10/5.6)\} = 3.34V$$













Audio Amplifier



SATA




ADVANTECH		
GPIO/Power supply IN/LineOut/SATA		
Title	GPIO/Power supply IN/LineOut/SATA	
Size	Document Number	Rev
	MIOe-DB5000	A101-3
Date:	Monday, July 09, 2012	Sheet 8 of 14



ADVANTECH

Title		
USB 3.0 / 2.0		
Size	Document Number	Rev
	MIOe-DB5000	A101-3
Date:	Monday, July 09, 2012	Sheet 9 of 14



PWM1_DRVH1, PWM1_DRVL1 --> 10mil

PGND請單獨下地

PWM1_VFB1, PWM1_VFB2 --> 5 mils

PWM1_VO1 --> 10mil PWM1_VO2 --> 10mil

PWM1_VBST1 M4 0.1uF PWM1_LL1
 PWM2_VBST2 M6 0.1uF PWM2_LL2


TONSEL CONNECTION	SWITCHING FREQUENCY	
	CH1	CH2
GND	240kHz	300kHz
FLOAT(Open)	*300kHz	360kHz
V5FILT	360kHz	420kHz

$$V_{trip}(mV) = R_{trip}(k\Omega) \times I_{trip}(\mu A)$$



$$I_{ocd} = V_{trip} / R_{DS(on)} + I_{ripple} / 2 = \frac{V_{trip}}{R_{DS(on)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

$V_{out} = 0.758 \times (1 + R1/R2)$
 $V_{out} = 0.758 \times (1 + 4.02/1.2) = 3.297$
 $V_{out} = 0.758 \times (1 + 5.62/1) = 5.01$
 $R_{dson} = 14.5 \text{ m}\Omega, R_{trip} = 12K, f = 300KHz, L = 2.2\mu H$
 $CH1 \text{ OCP} = 9.1A$
 $R_{dson} = 14.5 \text{ m}\Omega, R_{trip} = 12K, f = 360KHz, L = 2.2\mu H$
 $CH1 \text{ OCP} = 8.98A$


PHASE 1




PHASE 2



+V12 --> 80mils/plane





INPUT

OUTPUT1 PCIe1 Connector CN3

OUTPUT2 PCIe1 Connector CN4

OUTPUT3 Mini PCIe Connector CN5






Table 19-4. PEX 8604 Gen 2 (5.0 GT/s) Power Consumption Estimates (Watts)


Lanes	Ports	Core Digital (VDD10) (Amps)		SerDes Analog (VDD10A) (Amps)		SerDes Digital (VDD10) (Amps)		PLL and I/O (VDD25A/VDD25) (Amps)		Total (Watts)	
		Typ	Max	Typ	Max	Typ	Max	Typ	Max	Typ ^a	Max ^{b, c}
4	4	1.00	2.03	0.19	0.31	0.04	0.07	0.02	0.03	1.29	2.61

PCIE BRIDGE TX=>Connector TX B side
 PCIE BRIDGE RX=>Connector RX A side




ADVANTECH		
Title PCIE BRIDGE		
Size Custom	Document Number MIOe-DB5000	Rev A101-3
Date: Monday, July 09, 2012	Sheet 11	of 14




Placed Around the Periphery



Placed Around the Periphery



PEX 8604



STRAP_SSC_ISO_ENABLE_N
H = Disabled Spread Spectrum Clocking

STRAP_PORTCFG[1:0] Port0 Port1 Port4 Port5
(default) 00b x1 x1 x1 x1
01b x2 x1 x1
10b x2 x2

STRAP_PORTCFG[0,1] 設定PCIe x1 or x4
Strapping Signals to Select Port LL = x1,x1,x1,x1

STRAP_UPSTRM_PORTSEL[0:3]
Select Upstream Port
LLLL = Port 0
LLHL = Port 1
LHLL = Port 4
LHLH = Port 5

STRAP_NT_UPSTRM_PORTSEL[0:3]
Select Upstream Non-Transparent Port
LLLL = Port 0
LLHL = Port 1
LHLL = Port 4
LHLH = Port 5

SMBUS address : 0X70

STRAP_DEBUG_SELO	R207	5.1K	1%
STRAP_FAST_BRINGUP#	R208	5.1K	1%
STRAP_PLL_BYPASS#	R209	5.1K	1%
STRAP_PROBE_MODE#	R210	5.1K	1%
STRAP_NT_ENABLE#	R211	5.1K	1%
STRAP_NT_P2P_EN#	R212	N/A	5.1K
STRAP_RSVD17#	R213	5.1K	1%
STRAP_SERDES_MODE_EN#	R214	5.1K	1%
STRAP_SMBUS_EN#	R215	N/A	5.1K
STRAP_SPARE0#	R216	5.1K	1%
STRAP_SPARE1#	R217	5.1K	1%
STRAP_TESTMODE0	R218	5.1K	1%
STRAP_TESTMODE1	R219	5.1K	1%
STRAP_TESTMODE2	R220	5.1K	1%
STRAP_TESTMODE3	R221	5.1K	1%
STRAP_SSC_ISO_ENABLE#	R222	5.1K	1%
STRAP_UPCFG_TIMER_EN#	R223	N/A	5.1K
PEX8604_I2C_ADDR0	R257	N/A	5.1K
PEX8604_I2C_ADDR1	R258	N/A	5.1K

STRAP_PORTCFG0	R224	5.1K	1%
STRAP_PORTCFG1	R225	5.1K	1%
STRAP_NT_UPSTRM_PORTSEL0	R226	5.1K	1%
STRAP_NT_UPSTRM_PORTSEL1	R227	5.1K	1%
STRAP_NT_UPSTRM_PORTSEL2	R228	5.1K	1%
STRAP_NT_UPSTRM_PORTSEL3	R229	5.1K	1%
STRAP_UPCFG_TIMER_EN#	R230	5.1K	1%
STRAP_UPSTRM_PORTSEL0	R231	5.1K	1%
STRAP_UPSTRM_PORTSEL1	R232	5.1K	1%
STRAP_UPSTRM_PORTSEL2	R233	5.1K	1%
STRAP_UPSTRM_PORTSEL3	R234	5.1K	1%
PEX8604_I2C_ADDR0	R235	5.1K	1%
PEX8604_I2C_ADDR1	R236	5.1K	1%
PEX8604_I2C_ADDR2	R237	5.1K	1%
STRAP_SMBUS_EN#	R242	5.1K	1%

SHPIC INT# R239 3.3K 1%

Fatal Error Output
Asserted Low when a Fatal error is detected in the PEX 8604














Interrupt Output
PEX_INTA# Interrupt output

PEX8604_FATAL_ERR#	KP-1608EC2	D6	1	R251	220	1%
PEX8604_PEX_INTA#	KP-1608EC2	D7	1	R252	220	1%
PEX_LANE_GOOD0_N0	KP-1608EC2	D8	1	R253	220	1%
PEX_LANE_GOOD0_N1	KP-1608EC2	D9	1	R254	220	1%
PEX_LANE_GOOD0_N4	KP-1608EC2	D10	1	R255	220	1%
PEX_LANE_GOOD0_N5	KP-1608EC2	D11	1	R256	220	1%

Active-Low PCI Express Lane Status Indicator
Outputs for Lanes [5, 4, 1, 0] (4 Balls)
Directly drives the common-anode LED module.
PEX_LANE_GOOD[5, 4, 1, 0] LED behavior:
• Off - Lane is disabled
• On - Lane is enabled, 5.0 GT/s
• Blinking, 0.5 seconds On, 0.5 seconds Off - Lane is enabled, 2.5 GT/s, reduced Lanes are up

ADVANTECH			
PCIE BRIDGE			
Title	MIOe-DB5000		Rev
Size	Document Number	A101-3	
Custom			
Date:	Mondav, July 09, 2012	Sheet	12 of 14

9696D50000E=ASS'Y MIOe-DB5000 A101-1 Carrier board
 9696D50001E=ASS'Y MIOe-DB5000 A101-1 with PCIe Bridge



Power & Reset Button



Table 5-1: PCI Express Connectors Pinout

Pin #	Side B		Side A	
	Name	Description	Name	Description
1	+12V	12 V power	PRSENT1#	Hot-Plug presence detect
2	+12V	12 V power	+12V	12 V power
3	+12V	12 V power	+12V	12 V power
4	GND	Ground	GND	Ground
5	SMCLK	SMBus (System Management Bus) clock	JTAG2	TCK (Test Clock), clock input for JTAG interface
6	SMDAT	SMBus (System Management Bus) data	JTAG3	TDI (Test Data Input)
7	GND	Ground	JTAG4	TDO (Test Data Output)
8	+3.3V	3.3 V power	JTAG5	TMS (Test Mode Select)
9	JTAG1	TRST# (Test Reset) resets the JTAG interface	+3.3V	3.3 V power
10	3.3Vaux	3.3 V auxiliary power	+3.3V	3.3 V power
11	WAKE#	Signal for Link reactivation	PERST#	Fundamental reset

Pin #	Side B		Side A	
	Name	Description	Name	Description
Mechanical key				
12	RSVD	Reserved	GND	Ground
13	GND	Ground	REFCLK+	Reference clock (differential pair)
14	PETp0	Transmitter differential pair, Lane 0	REFCLK-	Reference clock (differential pair)
15	PETn0	Ground	GND	Ground
16	GND	Ground	PERp0	Receiver differential pair, Lane 0
17	PRSENT2#	Hot-Plug presence detect	PERn0	Receiver differential pair, Lane 0
18	GND	Ground	GND	Ground
End of the x1 connector				

ADVANTECH

MIOe-DB5000 Revision History

MIOe-DB5000 REV.A101-1 PCB:19A6500000 96 BOM:9696D50000E 9696D50001E

none

MIOe-DB5000 REV.A101-2 PCB:19A6500001 96 BOM:9696D50000E 9696D50001E

1.Follow ME request modify PCB size.

MIOe-DB5000 REV.A101-3 PCB:19A6500002-01 96 BOM:9696D50000E 9696D50001E

1.Change C85 to 0.22uf
2.Change R181 from 20k to 200k
3.Change R223 to NL
4.Pop R230
5.change U11 to 1410022246 ,because old part EOL
6.For LDO thermal issue , change +V3.3 to +V1.5 solution to ANPEC_APW7145KAI-TRG



Title		
Revision history		
Size	Document Number	Rev
	MIOe-DB5000	A101-3
Date:	Monday, July 09, 2012	
	Sheet	14 of 14